In this paper an analog to digital converter architecture is introduced. The proposed design is based on Up-Down counter approach SAR type ADC. This design offers less design complexity which leads to low power consumption. Based on the proposed idea, a 4-bit ADC is simulated in Microwind 3.5 environment using 45nm CMOS technology with supply voltage of 1 V. The ADC is designed with control signal like Start of conversion (SOC) and End of conversion (EOC). The ADC design consumes 3.2mW of power. The proposed ADC design is optimized to area of 829.6µm2.
Nowadays, VLSI designs are implemented with more and more functions on the chip. Along the same, with an increasing trend to a system-on-chip, in order to achieve low manufacturing cost, an ADC has to be implemented in a low-voltage submicron CMOS technology [2] . So we have proposed low power ADC. From different ADC architectures available SAR based ADC is having many advantages over the different types of ADC architecture [1] . SAR based ADC can be design in many ways. This paper proposed Up-Down counter as a SAR logic. This proposed structure also have various advantages over the regular SAR design methodologies. The Up-Down counter as a SAR logic is best suitable for low power application.
The paper is organized as follows. In section II, overview of SAR based ADC is described. Section III and IV describes proposed design of parts of ADC system and performance analysis. Finally section V concludes the paper.
II. PROPOSED ADC ARCHITECTURE
The SAR algorithm works by switching on a large voltage and comparing that to the input voltage. If the switched voltage proves higher than the input voltage then the algorithm turns off that voltage and turns on a voltage half that size and repeats. If the voltage comes up lower than the input voltage it keeps that voltage on and then adds a voltage that represents half the size of the first voltage and repeats. This then corresponds to a series of 1s and 0s. These values are known as bits with the first voltage that is turned on corresponding to the most significant bit (or MSB) and the last voltage corresponding to the least significant bit (or LSB). When the algorithm finishes the result is a binary code that corresponds to the input voltage. This process is referred to as successive approximation [3] .
The architecture of a successive approximation ADC is shown in Figure 1 . The SAR based ADC is basically based in the concept of a binary search algorithm to determine the closest digital code for an input signal. The analog input signal that to be converter is applied to the structure through the sample and hold circuit to the comparator. The comparator simply tells whether the input signal is greater or smaller than the DAC output and gives one digital bit at a time starting from the MSB [3] . In order to achieve N-bit resolutions, a successive approximation ADC needs N clock cycles. As the performance is limited by DAC linearity, the calibration of the DAC is required to gain high resolution [4] . 
A. Sample and Hold circuit:
The input signal in the proposed ADC structure is provided to the sample and Hold circuit. It samples analog input signal & holds value between clock cycles. Sample and hold circuit provides the stable input which is the most important parameter for the ADC topology. The physical design of sample and hold circuit is as shown in figure 3.
Figure 3: Physical layout design of SnH structure
The structure is designed with a combination of an inverter with transmission gate on the output side. The capacitor value have to be decided depending on the restoring logic of the input signal. The simulation result for the input as a sine wave is shown in figure below. For a given design of the comparator, when Vref > Vin ; the structure outs as logic 1 and for Vref < Vin ; the structure outs as logic 0
The simulation result for the input Vref as input with some delayed clock and Vin as random clock is shown in figure below. 
C. Up-Dow Counter as SAR logic
The proposed work is basically focused on the construction of the SAR logic by designing the UpDown counter. We design the SAR counter logic by simplest method, an Up/Down counter to control DAC o/p. It works by starting by binary o/p 8(1000), and then by determining whether Vin is larger or smaller than VDD/2, it decrements or increments. The counter o/p and Vin is compared using comparator which gives the value of that count directly. The comparison is performed for the next count, and so on until all count are checked for below or greater than value 8.
The conversion would start with SOC signal and cycle finishes after 8 clock cycles, with active low EOC output 
D. Digital to analog converter
DAC is designed by using R-2R ladder network. The resolution of R-2R based DAC is based on the accuracy of the resistors and resistance of switches which must be low to minimize the voltage drop and associated non-linearity. "Fig 9" shows MOS based layout of 4-bit R-2R DAC. Resistors are designed by using polysilicon material, due to it has high resistivity. The resistor R has a fixed value of 500 ohm. [5] Miss. 
III. IMPLEMENTATION OF ADC:
Physical layout of the proposed ADC architecture is done with the EDA tool microwind with 45 nm technology.
Now we are having layout design of all required four blocks that we need to design ADC. These four blocks we need to arrange as shown in " fig 11" . Figure 13: Simulation result of ADC V. CONCLUSION This paper presents the physical design implementation and simulation of ADC system. In this paper, low power and high speed SAR ADC is proposed and designed in 45 nm CMOS technology. We presented high speed/performance and typically low power consumption design of Successive Approximation Logic for ADC and by using the same we designed ADC architecture whose speed of operation is nearly doubled with more output stability. At last, we club up all the working modules of the SAR based ADC is designed in 45nm CMOS technology with 4 bit resolution. It consumes different power values for the various range of input variations, as for triangular waveform as input, it consumes, 3.2mW of power for running simulation for 200nsec.
